Aprisa Place and Route Aprisa is Siemens EDA’s complete RTL-to-GDS digital implementation solution designed for advanced process nodes. It addresses chip complexity, schedule pressure, and development costs through faster design closure and more predictable PPA with a detail-route-centric architecture. Built with AI at its core, Aprisa delivers a 10x productivity boost for designers through machine […]
Veloce Hardware Verification Veloce CS is the leading hardware-assisted verification platform encompassing emulation, enterprise prototyping, and software prototyping systems for complex chip and system validation. The platform family spans Veloce Strato CS for emulation, Veloce Primo CS for enterprise prototyping, and Veloce proFPGA CS for software prototyping. Built on a fully congruent hardware and software […]
Oasys-RTL Logic Synthesis Oasys-RTL Logic Synthesis, now integrated into the Aprisa digital implementation platform, delivers physically-aware RTL synthesis optimized for advanced process nodes. The solution provides faster design closure and more predictable power, performance, and area (PPA) results through a detail-route-centric architecture. Leveraging AI and machine learning at every stage, Oasys-RTL synthesis offers a 10x […]
Tessent Test and DFT Tessent Silicon Lifecycle Management solutions deliver faster time to market by reducing design complexity using high-quality DFT. The solutions include advanced debug, safety and security features, and in-life data analytics to meet the evolving challenges of today’s silicon lifecycle from design through field operation. Tessent creates an infrastructure that makes designs […]
Calibre Physical Verification Calibre Design Solutions is the industry leader for IC verification, delivering a complete IC verification and DFM optimization EDA platform. The suite provides accurate, trusted, and high-performing sign-off verification across physical verification, circuit verification, reliability verification, and design for manufacturing. Calibre supports a shift-left strategy that reduces sign-off iterations and accelerates time-to-tapeout […]
Precision FPGA Synthesis Precision offers vendor-independent FPGA synthesis providing best-in-class performance and area, high-reliability design capabilities, and tight links to simulation and formal equivalency checking. The product family spans Precision RTL, Precision RTL Plus, and Precision Hi-Rel for safety-critical applications. Precision integrates seamlessly with FormalPro LEC for equivalency checking, HDL Designer for design capture and […]
PowerPro Power Analysis PowerPro is a complete RTL low-power development platform that enables RTL designers to find sources of wasted power and meet design power budgets. The platform provides power estimation for both RTL and gate-level designs, early power checks to quickly find power issues during RTL development, and automated clock and memory gating. As […]
Eldo RF Simulation The Eldo Platform is an industry-proven solution for analog-centric circuits, offering a differentiated platform for reliability verification and comprehensive circuit analysis for analog, RF, and mixed-signal applications. It is purpose-built for automotive, industrial, and medical sector designs requiring BCD and high-voltage process support. Eldo combines comprehensive circuit analysis and diagnostics, analog characterization […]
Analog FastSpice (AFS) Circuit Simulation The Analog FastSpice (AFS) Platform is a foundry-certified circuit verification platform delivering nanometer SPICE accuracy more than 5x faster than traditional SPICE and more than 2x faster than parallel SPICE simulators. It is the fastest nm circuit verification platform for analog, RF, mixed-signal, and custom digital circuits. AFS now incorporates […]
L-Edit Photonics L-Edit Photonics offers a complete solution for the design capture and manual implementation and verification of integrated photonics designs. The platform enables designers to create photonic integrated circuits using a layout-centric workflow without writing code, utilizing either drag-and-drop or script-driven methodologies. Using the same full custom IC design layout editor for physical verification […]
- 1
- 2
