{"id":6857,"date":"2026-04-23T14:41:14","date_gmt":"2026-04-23T07:41:14","guid":{"rendered":"https:\/\/www.advinno.com\/?p=6857"},"modified":"2026-04-23T14:44:54","modified_gmt":"2026-04-23T07:44:54","slug":"questa-adms-mixed-signal-simulation","status":"publish","type":"post","link":"https:\/\/www.advinno.com\/sg\/questa-adms-mixed-signal-simulation\/","title":{"rendered":"Questa ADMS \u6df7\u5408\u4fe1\u53f7\u4eff\u771f"},"content":{"rendered":"
\n\t\t\t\t\t\t
\n\t\t\t\t\t\t
\n\t\t\t\t\t
\n\t\t\t
\n\t\t\t\t\t\t
\n\t\t\t\t
\n\t\t\t\t\t\t\t
\n\t\t\t
<\/div>\n\t\t<\/div>\n\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t
\n\t\t\t\t
\n\t\t\t\t\t

Questa ADMS \u6df7\u5408\u4fe1\u53f7\u4eff\u771f<\/h4>\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t
\n\t\t\t\t
\n\t\t\t\t\t\t\t
\n\t\t\t
<\/div>\n\t\t<\/div>\n\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t
\n\t\t\t\t
\n\t\t\t\t\t\t\t\t\t

Questa ADMS works exclusively with Eldo to extend the Questa Verification Platform to analog and mixed-signal, providing a comprehensive environment for verifying complex AMS SoCs. The tool combines multiple high-performance simulation engines to support circuits containing analog IP while accommodating all major hardware description languages.<\/p>

Questa ADMS supports both event-driven and continuous time AMS verification models, enabling engineers to choose the optimal simulation mode for speed or accuracy depending on design requirements, from fast RTL simulation to high-accuracy SPICE-level analysis.<\/p>\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/section>\n\t\t\t\t

\n\t\t\t\t\t\t
\n\t\t\t\t\t
\n\t\t\t
\n\t\t\t\t\t\t
\n\t\t\t\t
\n\t\t\t\t\t\t\t
\n\t\t\t
<\/div>\n\t\t<\/div>\n\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t
\n\t\t\t\t
\n\t\t\t\t\t

Key Questa ADMS Solutions:<\/h4>\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t
\n\t\t\t\t
\n\t\t\t\t\t\t\t
\n\t\t\t
<\/div>\n\t\t<\/div>\n\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t
\n\t\t\t\t\t\t
\n\t\t\t\t\t
\n\t\t\t
\n\t\t\t\t\t\t
\n\t\t\t\t
\n\t\t\t\t\t\t\t\t\t
  • Event-driven AMS verification models<\/li>
  • Continuous time AMS models<\/li>
  • SystemVerilog\/UVM with AMS extensions<\/li>
  • Co-simulation between RTL and SPICE<\/li><\/ul><\/div><\/div><\/div><\/div><\/div><\/div>\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/div>\n\t\t\t\t
    \n\t\t\t
    \n\t\t\t\t\t\t
    \n\t\t\t\t
    \n\t\t\t\t\t\t\t\t\t
    • SVA applied to analog signals<\/li>
    • EZwave waveform display<\/li>
    • Corner analysis with digital signals<\/li>
    • Familiar Questa debug environment<\/li><\/ul><\/div><\/div><\/div><\/div><\/div><\/div>\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/section>\n\t\t\t\t
      \n\t\t\t\t
      \n\t\t\t\t\t\t\t
      \n\t\t\t
      <\/div>\n\t\t<\/div>\n\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t
      \n\t\t\t\t\t\t
      \n\t\t\t\t\t
      \n\t\t\t
      \n\t\t\t\t\t\t
      \n\t\t\t\t
      \n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\"\"\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/div>\n\t\t\t\t
      \n\t\t\t
      \n\t\t\t\t\t\t
      \n\t\t\t\t
      \n\t\t\t\t\t\t\t\t\t
      Flexible Mixed-Signal Verification<\/span><\/h5><\/div><\/div>

      Provides event-driven verification models for fastest simulation and continuous time AMS models for high-accuracy analog applications, plus co-simulation between digital RTL and analog SPICE designs.<\/p><\/div><\/div><\/div>

      • Event-driven models for fastest simulation<\/li>
      • Continuous time models for high-accuracy analog<\/li>
      • Co-simulation between RTL and SPICE<\/li>
      • Supports all major HDL and exchange standards<\/li><\/ul><\/div><\/div><\/div>\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/section>\n\t\t\t\t
        \n\t\t\t\t
        \n\t\t\t\t\t\t\t
        \n\t\t\t
        <\/div>\n\t\t<\/div>\n\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t
        \n\t\t\t\t\t\t
        \n\t\t\t\t\t
        \n\t\t\t
        \n\t\t\t\t\t\t
        \n\t\t\t\t
        \n\t\t\t\t\t\t\t\t\t
        Digital Verification for AMS<\/span><\/h5><\/div><\/div>

        Leverages SystemVerilog and UVM with mixed-signal extensions for functional verification handling analog signals, enabling use of SVA applied to analog signals within the familiar Questa debugging environment.<\/p><\/div><\/div><\/div>

        • SystemVerilog and UVM with mixed-signal extensions<\/li>
        • SVA applied to analog signals<\/li>
        • Fast event-driven and real number modeling<\/li>
        • Familiar Questa debugging environment<\/li><\/ul><\/div><\/div><\/div>\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/div>\n\t\t\t\t
          \n\t\t\t
          \n\t\t\t\t\t\t
          \n\t\t\t\t
          \n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\"\"\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/section>\n\t\t\t\t
          \n\t\t\t\t
          \n\t\t\t\t\t\t\t
          \n\t\t\t
          <\/div>\n\t\t<\/div>\n\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t
          \n\t\t\t\t\t\t
          \n\t\t\t\t\t
          \n\t\t\t
          \n\t\t\t\t\t\t
          \n\t\t\t\t
          \n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\"\"\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/div>\n\t\t\t\t
          \n\t\t\t
          \n\t\t\t\t\t\t
          \n\t\t\t\t
          \n\t\t\t\t\t\t\t\t\t
          Analog Design and Verification for AMS<\/span><\/h5><\/div><\/div>

          Supports analog testbenches for mixed-signal designs with corner analysis in the presence of digital signals, EZwave waveform display functionality, and visual debugging of current contributions.<\/p><\/div><\/div><\/div>

          • Analog testbenches for mixed-signal designs<\/li>
          • Corner analysis with digital signal presence<\/li>
          • EZwave waveform display and analysis<\/li>
          • Visual debugging of current contributions<\/li><\/ul><\/div><\/div><\/div>\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/section>\n\t\t\t\t
            \n\t\t\t\t
            \n\t\t\t\t\t\t\t
            \n\t\t\t
            <\/div>\n\t\t<\/div>\n\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/section>\n\t\t\t\t<\/div>","protected":false},"excerpt":{"rendered":"

            Questa ADMS Mixed-Signal Simulation Questa ADMS works exclusively with Eldo to extend the Questa Verification Platform to analog and mixed-signal, providing a comprehensive environment for verifying complex AMS SoCs. The tool combines multiple high-performance simulation engines to support circuits containing analog IP while accommodating all major hardware description languages. Questa ADMS supports both event-driven and […]<\/p>\n","protected":false},"author":1,"featured_media":0,"comment_status":"closed","ping_status":"closed","sticky":false,"template":"","format":"standard","meta":{"footnotes":""},"categories":[1],"tags":[],"class_list":["post-6857","post","type-post","status-publish","format-standard","hentry","category-uncategorized"],"_links":{"self":[{"href":"https:\/\/www.advinno.com\/sg\/wp-json\/wp\/v2\/posts\/6857","targetHints":{"allow":["GET"]}}],"collection":[{"href":"https:\/\/www.advinno.com\/sg\/wp-json\/wp\/v2\/posts"}],"about":[{"href":"https:\/\/www.advinno.com\/sg\/wp-json\/wp\/v2\/types\/post"}],"author":[{"embeddable":true,"href":"https:\/\/www.advinno.com\/sg\/wp-json\/wp\/v2\/users\/1"}],"replies":[{"embeddable":true,"href":"https:\/\/www.advinno.com\/sg\/wp-json\/wp\/v2\/comments?post=6857"}],"version-history":[{"count":3,"href":"https:\/\/www.advinno.com\/sg\/wp-json\/wp\/v2\/posts\/6857\/revisions"}],"predecessor-version":[{"id":6874,"href":"https:\/\/www.advinno.com\/sg\/wp-json\/wp\/v2\/posts\/6857\/revisions\/6874"}],"wp:attachment":[{"href":"https:\/\/www.advinno.com\/sg\/wp-json\/wp\/v2\/media?parent=6857"}],"wp:term":[{"taxonomy":"category","embeddable":true,"href":"https:\/\/www.advinno.com\/sg\/wp-json\/wp\/v2\/categories?post=6857"},{"taxonomy":"post_tag","embeddable":true,"href":"https:\/\/www.advinno.com\/sg\/wp-json\/wp\/v2\/tags?post=6857"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}